亚洲女同在线观看-亚洲女同在线-亚洲女同视频-亚洲女同精品中文字幕-美国激情ap毛片-美国黄色一级毛片

您好!歡迎訪問Beijing Le Si Ruirong hung Electronics Co. Ltd.的網站!阿里巴巴官方旗艦店 中文 ENGLISH
News Center
Your location:Homepage -> News Center -> Detail

The development history of integrated circuit packaging technology


The evolution of IC package technology mainly in order to meet the demand for the terminal system, with the development trend of multi task system products and small volume, the evolution direction of IC package technology for high density and high pin, thin and small. On the technical level of the chip packaging division of semiconductor industry have different standards, current domestic standards with taking package chip and substrate to divide, generally speaking, the development of the integrated circuit encapsulation technology can be divided into four stages:
The first phase: 1980s years ago (Jack in the original era).
The main technical package is inserted into the pin (PTH), which is characterized by jack mounted to the PCB, the main form of SIP, DIP, PGA, the deficiency of which is difficult to improve the density, frequency, it is difficult to meet the requirements of efficient automatic production.
The second stage: in the middle of 1980s (surface mount times).
The main features of surface mount package is to replace the lead pins, lead for the wing or the T-shaped sides or quad, pitch of 1.27 to 0.4mm, suitable for 3-300 lead, surface mount technology has changed the traditional PTH cartridge, with minor lead integrated circuit mounted to the PCB board. The main form of SOP (small outline package), PLCC (plastic leaded chip carrier), PQFP (plastic quad flat package), J lead QFJ and SOJ, LCCC (non leaded ceramic chip carrier), etc.. Their main advantages are thin wire, short distance, small spacing, packing density, improved electrical performance, small size, light weight, easy automatic production. The disadvantages of them are that it is difficult to meet the needs of the development of ASIC and microprocessor in terms of packing density, I/O number and circuit frequency.
The third stage: the second leap in 1990s, entered the era of the area array package.
This phase is mainly in the form of solder ball array package (BGA), chip size package (CSP), no lead quad flat package (PQFN), multi chip module (MCM). BGA technology allows the package occupies a larger volume and weight of the "pin" by "ball" is replaced, connection distance between the chip and the system is greatly shortened, the successful development of BGA technology, which has been lagging behind the development of chip chip package finally catch up with the pace of development. CSP technology solves the long existence of small and large chip package and the fundamental contradiction, led to a revolution in integrated circuit packaging technology.
The fourth stage: in twenty-first Century, ushered in the microelectronics packaging technology packaging era, it has a revolutionary change in the concept of packaging, from the original concept of packaging components evolved into the packaging system.
At present, the mainstream of the global semiconductor packaging is in the third stage of the mature period, PQFN and BGA and other major packaging technology for mass production, some products have begun to develop in the fourth phase. The WLCSP encapsulation technology that the publisher has mastered can be stacked in a stacked package, and the MEMS chip of the issuer is packaged in a stacked 3D package.

[Go back]   
Next:沒有了!


主站蜘蛛池模板: 久久丁香五月天综合网| 日本不卡中文字幕| 国产精品9999久久久久| а√最新版地址在线天堂| 在线免费h| 欧美va在线高清| 日产精品卡二卡三卡四卡乱码视频 | 色戒7分27秒大尺度在线| 3d动漫精品啪啪一区二区免费| 一级日本片| 町村小夜子| 欧美亚洲国产一区二区三区| 欧美日韩无线码在线观看| 国产亚洲美女精品久久久久| 中国内地毛片免费高清| 韩国全部三级伦电影在线播放| 大香线一本| 美国十次啦色| 欧美色欧美亚洲高清在线视频| 国产成人综合在线视频| 新婚熄与翁公老张林莹莹| 精品国产污污免费网站| 一级黄色欧美| 任你操网站| 天天舔天天操天天干| 丝袜足液精子免费视频| 黄色黄色一级片| 午夜影院欧美| 日本黄页免费| 亚洲色在线视频| a级毛片免费高清视频| 嫩草影院在线播放www免费观看| 久久精品99香蕉国产| 亚洲二区电影| 男人桶爽女人30分钟视频动态图| 男生女生一起差差差带疼痛 | 在车里被撞了八次高c| 泰国一级淫片免费看| 偷窥无罪之诱人犯罪电影 | 天天夜夜狠狠| 香蕉在线观看|