亚洲女同在线观看-亚洲女同在线-亚洲女同视频-亚洲女同精品中文字幕-美国激情ap毛片-美国黄色一级毛片

您好!歡迎訪問Beijing Le Si Ruirong hung Electronics Co. Ltd.的網站!阿里巴巴官方旗艦店 中文 ENGLISH
News Center
Your location:Homepage -> News Center -> Detail

The development history of integrated circuit packaging technology


The evolution of IC package technology mainly in order to meet the demand for the terminal system, with the development trend of multi task system products and small volume, the evolution direction of IC package technology for high density and high pin, thin and small. On the technical level of the chip packaging division of semiconductor industry have different standards, current domestic standards with taking package chip and substrate to divide, generally speaking, the development of the integrated circuit encapsulation technology can be divided into four stages:
The first phase: 1980s years ago (Jack in the original era).
The main technical package is inserted into the pin (PTH), which is characterized by jack mounted to the PCB, the main form of SIP, DIP, PGA, the deficiency of which is difficult to improve the density, frequency, it is difficult to meet the requirements of efficient automatic production.
The second stage: in the middle of 1980s (surface mount times).
The main features of surface mount package is to replace the lead pins, lead for the wing or the T-shaped sides or quad, pitch of 1.27 to 0.4mm, suitable for 3-300 lead, surface mount technology has changed the traditional PTH cartridge, with minor lead integrated circuit mounted to the PCB board. The main form of SOP (small outline package), PLCC (plastic leaded chip carrier), PQFP (plastic quad flat package), J lead QFJ and SOJ, LCCC (non leaded ceramic chip carrier), etc.. Their main advantages are thin wire, short distance, small spacing, packing density, improved electrical performance, small size, light weight, easy automatic production. The disadvantages of them are that it is difficult to meet the needs of the development of ASIC and microprocessor in terms of packing density, I/O number and circuit frequency.
The third stage: the second leap in 1990s, entered the era of the area array package.
This phase is mainly in the form of solder ball array package (BGA), chip size package (CSP), no lead quad flat package (PQFN), multi chip module (MCM). BGA technology allows the package occupies a larger volume and weight of the "pin" by "ball" is replaced, connection distance between the chip and the system is greatly shortened, the successful development of BGA technology, which has been lagging behind the development of chip chip package finally catch up with the pace of development. CSP technology solves the long existence of small and large chip package and the fundamental contradiction, led to a revolution in integrated circuit packaging technology.
The fourth stage: in twenty-first Century, ushered in the microelectronics packaging technology packaging era, it has a revolutionary change in the concept of packaging, from the original concept of packaging components evolved into the packaging system.
At present, the mainstream of the global semiconductor packaging is in the third stage of the mature period, PQFN and BGA and other major packaging technology for mass production, some products have begun to develop in the fourth phase. The WLCSP encapsulation technology that the publisher has mastered can be stacked in a stacked package, and the MEMS chip of the issuer is packaged in a stacked 3D package.

[Go back]   
Next:沒有了!


主站蜘蛛池模板: 欧美大香线蕉线伊人久久| 久久免费视频一区| 久久伊人精品一区二区三区| 小唐璜情史在线播放| 波多野结衣系列无限发射| 狠狠天天| 免费被靠视频动漫| 特级毛片免费| 八戒在线视频| 久久电影精品| 欧美巨大xxxx做受高清| 久久综合资源| 无人区免费高清在线观看| 卡一卡二卡三精品| 欧美八十老太另类| 日本理论片午午伦夜理片2021| 55爱爱网| 无翼乌全彩之大雄医生| 亚洲处破女| 久久精品国产99精品国产2021| 欧洲亚洲国产精华液| 亚洲s色大片在线观看| 韩国漫画羞羞| 国产**aa全黄毛片| 国产大片线上免费看| 午夜dj在线观看免费视频| 中国黄色一级大片| 再深点灬舒服灬太大了np视频| 亚洲偷自拍另类图片二区| 高清毛片免费看| 999国产精品999久久久久久| 精品麻豆国产| 香蕉在线观看| 激情欧美日韩一区二区| 午夜剧场1000| 又大又爽又湿又紧a视频| 亚洲国产欧美日韩精品一区二区三区 | 萌白酱喷水视频| 国产又粗又猛又爽又黄的免费视频| 亚洲日韩中文字幕在线播放| 夫妇交换性3中文字幕k8|